# 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5V Analog Input Ranges 

## General Description

The MAX1307/MAX1311/MAX1315 12-bit, analog-to-digital converters (ADCs) feature a 1075ksps sampling rate, a 20 MHz input bandwidth, and three analog input ranges. The MAX1307 provides a 0 to +5 V input range, with $\pm 6 \mathrm{~V}$ fault-tolerant inputs. The MAX1311 provides a $\pm 5 \mathrm{~V}$ input range with $\pm 16.5 \mathrm{~V}$ fault-tolerant inputs. The MAX1315 provides $\mathrm{a} \pm 10 \mathrm{~V}$ input range with $\pm 16.5 \mathrm{~V}$ fault-tolerant inputs.
The MAX1307/MAX1311/MAX1315 include an on-chip 2.5 V reference. These devices also accept an external +2 V to +3 V reference.

All devices operate from a +4.75 to +5.25 V analog supply, and a +2.7 V to +5.25 V digital supply. The devices consume 36 mA total supply current when fully operational. A $0.62 \mu \mathrm{~A}$ shutdown mode is available to save power during idle periods
A 20MHz, 12-bit, parallel data bus provides the conversion results. An internal 15 MHz oscillator, or an externally applied clock, drives conversions.

Each device is available in a 48-pin $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ TQFP package and operates over the extended $\left(-40^{\circ} \mathrm{C}\right.$ to $\left.+85^{\circ} \mathrm{C}\right)$ temperature range.

## Applications

Industrial Process Control and Automation Vibration and Waveform Analysis Data-Acquisition Systems

Pin Configuration


Features

- $\pm 1$ LSB INL, $\pm 0.9$ LSB DNL (max)
- 84dBc SFDR, -86dBc THD, 71dB SINAD, $\mathrm{f} \mathrm{IN}=500 \mathrm{kHz}$ at -0.4 dBFS
- Extended Input Ranges

0 to +5 V (MAX1307)
-5 V to +5 V (MAX1311)
-10 V to +10 V (MAX1315)

- Fault-Tolerant Inputs
$\pm 6 \mathrm{~V}$ (MAX1307)
$\pm 16.5 \mathrm{~V}$ (MAX1311/MAX1315)
- Fast $0.72 \mu \mathrm{~s}$ Conversion Time
- 12-Bit, 20MHz Parallel Interface
- Internal or External Clock
- +2.5V Internal Reference or +2.0 V to +3.0 V External Reference
- +5V Analog Supply, +3V to +5V Digital Supply

36mA Analog Supply Current
1.3mA Digital Supply Current

Shutdown Mode

- 48-Pin TQFP Package ( $7 \mathrm{~mm} \times 7 \mathrm{~mm}$ Footprint)

Ordering Information

| PART | TEMP RANGE | PIN-PACKAGE |
| :--- | :--- | :--- |
| MAX1307ECM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TQFP |
| MAX1311ECM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TQFP |
| MAX1315ECM | $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$ | 48 TQFP |

Selector Guide

| PART | INPUT <br> RANGE (V) | CHANNEL <br> COUNT | PKG <br> CODE |
| :---: | :---: | :---: | :---: |
| MAX1307EC | 0 to +5 | 1 | C48-6 |
| MAX1311EC | $\pm 5$ | 1 | C48-6 |
| MAX1315EC | $\pm 10$ | 1 | C48-6 |

## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5V Analog Input Ranges

## ABSOLUTE MAXIMUM RATINGS



REFMS, REF, MSV to AGND.....................-0.3V to (AVDD $+0.3 V$ ) REF+, COM, REF- to AGND.....................-0.3V to (AVDD +0.3 V ) Maximum Current into Any Pin Except AVDD,

DVDD, AGND, DGND.
.$\pm 50 \mathrm{~mA}$
Continuous Power Dissipation $\left(\mathrm{T}_{\mathrm{A}}=+70^{\circ} \mathrm{C}\right)$
TQFP (derate $22.7 \mathrm{~mW} /{ }^{\circ} \mathrm{C}$ above $+70^{\circ} \mathrm{C}$ ).
1818.2 mW

Operating Temperature Range ........................... $-40^{\circ} \mathrm{C}$ to $+85^{\circ} \mathrm{C}$
Junction Temperature ...................................................... $150^{\circ} \mathrm{C}$
Storage Temperature Range ............................. $65^{\circ} \mathrm{C}$ to $+150^{\circ} \mathrm{C}$
Lead Temperature (soldering, 10s) ................................. $+300^{\circ} \mathrm{C}$

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

## ELECTRICAL CHARACTERISTICS

$\left(A V_{D D}=+5 \mathrm{~V}, \mathrm{DV}_{D D}=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\text {REF }}=\mathrm{V}_{\text {REFMS }}=+2.5 \mathrm{~V}\right.$ (external reference) $, C_{\text {REF }}=C_{\text {REFMS }}=0.1 \mu F, C_{R E F}+=$ $C_{\text {REF }}=0.1 \mu \mathrm{~F}$, CREF+-to-REF- $^{2} 2.2 \mu \mathrm{~F}\|0.1 \mu \mathrm{~F}, \mathrm{CCOM}=2.2 \mu \mathrm{~F}\| 0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{MSV}}=2.2 \mu \mathrm{~F} \| 0.1 \mu \mathrm{~F}$ (unipolar devices), MSV = AGND (bipolar devices), f CLK $=16.67 \mathrm{MHz} 50 \%$ duty cycle, $\operatorname{INTCLK/EXTCLK~}=$ AGND (external clock), SHDN $=\mathrm{DGND}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\text {MIN }}$ to $\mathrm{T}_{\text {MAX }}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (See Figures 3 and 4)

| PARAMETER | SYMBOL | CONDITIONS |  | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| STATIC PERFORMANCE (Note 1) |  |  |  |  |  |  |  |
| Resolution | N |  |  | 12 |  |  | Bits |
| Integral Nonlinearity | INL |  |  |  | $\pm 0.5$ | $\pm 1.0$ | LSB |
| Differential Nonlinearity | DNL | No missing codes |  |  | $\pm 0.3$ | $\pm 0.9$ | LSB |
| Offset Error |  | Unipolar, 0x000 to 0x001 |  |  | $\pm 3$ | $\pm 10$ | LSB |
|  |  | Bipolar, 0xFFF to 0x000 |  |  | $\pm 3$ | $\pm 15$ |  |
| Offset-Error Temperature Drift |  | Unipolar, 0x000 to 0x001 |  | 7 |  |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
|  |  | Bipolar, 0xFFF to 0x000 |  | 7 |  |  |  |
| Gain Error |  |  |  |  | $\pm 2$ | $\pm 16$ | LSB |
| Gain-Error Temperature Drift |  |  |  |  | 4 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| DYNAMIC PERFORMANCE AT $\mathrm{f}_{\text {IN }}=500 \mathrm{kHz}$, $\mathrm{A}_{\text {IN }}=\mathbf{- 0 . 4 d B F S}$ |  |  |  |  |  |  |  |
| Signal-to-Noise Ratio | SNR |  |  | 68 | 71 |  | dB |
| Signal-to-Noise Plus Distortion | SINAD |  |  | 68 | 71 |  | dB |
| Total Harmonic Distortion | THD |  |  |  | -86 | -80 | dBc |
| Spurious-Free Dynamic Range | SFDR |  |  |  | 84 |  | dBc |
| ANALOG INPUTS (AIN) |  |  |  |  |  |  |  |
| Input Voltage | $V_{\text {AIN }}$ | MAX1307 |  | 0 |  | +5 | V |
|  |  | MAX1311 |  | -5 |  | +5 |  |
|  |  | MAX1315 |  | -10 |  | +10 |  |
| Input Resistance (Note 2) | RAIN | MAX1307 |  | 7.58 |  |  | k $\Omega$ |
|  |  | MAX1311 |  | 8.66 |  |  |  |
|  |  | MAX1315 |  | 14.26 |  |  |  |
| Input Current (Note 2) | IAIN | MAX1307 | $\mathrm{V}_{\mathrm{CH}}=+5 \mathrm{~V}$ |  | 0.54 | 0.72 | mA |
|  |  |  | $\mathrm{V}_{\mathrm{CH}}=0 \mathrm{~V}$ | -0.157 | -0.12 |  |  |
|  |  | MAX1311 | $\mathrm{V}_{\mathrm{CH}}=+5 \mathrm{~V}$ |  | 0.29 | 0.39 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CH}}=-5 \mathrm{~V}$ | -1.16 | -0.87 |  |  |
|  |  | MAX1315 | $\mathrm{V}_{\mathrm{CH}}=+10 \mathrm{~V}$ |  | 0.56 | 0.74 |  |
|  |  |  | $\mathrm{V}_{\mathrm{CH}}=-10 \mathrm{~V}$ | -1.13 | -0.85 |  |  |

## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to $\mathbf{+ 5 V}$ Analog Input Ranges

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=+5 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\text {REF }}=\mathrm{V}_{\text {REFMS }}=+2.5 \mathrm{~V}\right.$ (external reference), $\mathrm{C}_{\text {REF }}=\mathrm{C}_{\text {REFMS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=$ CREF- $=0.1 \mu F$, CREF+-to-REF- $=2.2 \mu \mathrm{~F}\|0.1 \mu \mathrm{~F}, \mathrm{CCOM}=2.2 \mu \mathrm{~F}\| 0.1 \mu \mathrm{~F}, \mathrm{CMSV}=2.2 \mu \mathrm{~F} \| 0.1 \mu \mathrm{~F}$ (unipolar devices), MSV = AGND (bipolar devices), $\mathrm{f}_{\mathrm{CLK}}=16.67 \mathrm{MHz} 50 \%$ duty cycle, $\operatorname{INTCLK/EXTCLK}=\mathrm{AGND}$ (external clock), $\mathrm{SHDN}=\mathrm{DGND}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (See Figures 3 and 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | CAIN |  |  | 15 |  | pF |
| TRACK/HOLD |  |  |  |  |  |  |
| External-Clock Throughput Rate | $\mathrm{f}_{\text {TH }}$ | (Note 3) |  | 1075 |  | ksps |
| Internal-Clock Throughput Rate | $\mathrm{f}_{\text {TH }}$ | (Note 3) |  | 983 |  | ksps |
| Small-Signal Bandwidth |  |  |  | 20 |  | MHz |
| Full-Power Bandwidth |  |  |  | 20 |  | MHz |
| Aperture Delay | $t_{\text {AD }}$ |  |  | 8 |  | ns |
| Aperture Jitter | tAJ |  |  | 50 |  | pSRMS |
| INTERNAL REFERENCE |  |  |  |  |  |  |
| REF Output Voltage | $V_{\text {REF }}$ |  | 2.475 | 2.500 | 2.525 | V |
| Reference Output-Voltage Temperature Drift |  |  |  | 30 |  | ppm/ ${ }^{\circ} \mathrm{C}$ |
| REFMS Output Voltage | VREFMS |  | 2.475 | 2.500 | 2.525 | V |
| REF+ Output Voltage | $\mathrm{V}_{\text {REF }+}$ |  |  | 3.850 |  | V |
| COM Output Voltage | VCOM |  |  | 2.600 |  | V |
| REF- Output Voltage | VREF- |  |  | 1.350 |  | V |
| Differential Reference Voltage | $V_{\text {REF }}$ - <br> VREF- |  |  | 2.500 |  | V |
| EXTERNAL REFERENCE (REF and REFMs are externally driven) |  |  |  |  |  |  |
| REF Input Voltage Range | $V_{\text {REF }}$ |  | 2.0 | 2.5 | 3.0 | V |
| REF Input Resistance | RREF | (Note 4) |  | 5 |  | $\mathrm{k} \Omega$ |
| REF Input Capacitance |  |  |  | 15 |  | pF |
| REFMS Input Voltage Range | VREFMS |  | 2.0 | 2.5 | 3.0 | V |
| REFMS Input Resistance | RREFMS | (Note 5) |  | 5 |  | $\mathrm{k} \Omega$ |
| REF MS Input Capacitance |  |  |  | 15 |  | pF |
| REF+ Output Voltage | VREF+ | $\mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}$ |  | 3.850 |  | V |
| COM Output Voltage | VCOM | $\mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}$ |  | 2.600 |  | V |
| REF- Output Voltage | VREF- | $\mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}$ |  | 1.350 |  | V |
| Differential Reference Voltage | $V_{\text {REF }}+-$ <br> VREF- | $\mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}$ |  | 2.500 |  | V |
| DIGITAL INPUTS ( $\overline{\mathbf{R D}}, \overline{\mathrm{WR}}, \overline{\mathbf{C S}}, \mathrm{CLK}, \mathrm{SHDN}, \overline{\mathrm{CHSHDN}}, \mathrm{CONVST})$ |  |  |  |  |  |  |
| Input-Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \times$ DV |  |  | V |
| Input-Voltage Low | $\mathrm{V}_{\text {IL }}$ |  | $0.3 \times$ DV ${ }_{\text {DD }}$ |  |  | V |
| Input Hysteresis |  |  | 20 |  |  | mV |



## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5 V Analog Input Ranges

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=+5 \mathrm{~V}, \mathrm{DV}\right.$ DD $=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\text {REF }}=\mathrm{V}_{\text {REFMS }}=+2.5 \mathrm{~V}$ (external reference), $\mathrm{C}_{\text {REF }}=\mathrm{C}_{\text {REFMS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=$ CREF- $=0.1 \mu F, C_{\text {REF+-to-REF- }}=2.2 \mu \mathrm{~F}\|0.1 \mu \mathrm{~F}, \mathrm{C} C \mathrm{M}=2.2 \mu \mathrm{~F}\| 0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{MSV}}=2.2 \mu \mathrm{~F} \| 0.1 \mu \mathrm{~F}$ (unipolar devices), MSV = AGND (bipolar devices), $\mathrm{f}_{\mathrm{CLK}}=16.67 \mathrm{MHz} 50 \%$ duty cycle, $\operatorname{INTCLK} / E X T C L K=A G N D$ (external clock), SHDN $=\mathrm{DGND}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (See Figures 3 and 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Input Capacitance | $\mathrm{CIN}^{\text {N }}$ |  | 15 |  | pF |
| Input Current | IIN | $\mathrm{V}_{\text {IN }}=0$ or $\mathrm{DV}_{\text {DD }}$ | 0.02 | $\pm 1$ | $\mu \mathrm{A}$ |
| CLOCK-SELECT INPUT (INTCLK/EXTCLK) |  |  |  |  |  |
| Input-Voltage High | $\mathrm{V}_{\mathrm{IH}}$ |  | $0.7 \times \mathrm{AV}_{\text {DD }}$ |  | V |
| Input-Voltage Low | $\mathrm{V}_{\text {IL }}$ |  |  | $\times A V_{D D}$ | V |

DIGITAL OUTPUTS (D0-D11, EOC, $\overline{\text { EOLC }}$ )

| Output-Voltage High | $\mathrm{V}_{\mathrm{OH}}$ | ISOURCE $=0.8 \mathrm{~mA}$, Figure 1 | DV $\mathrm{DD}-0.6$ | V |
| :--- | :---: | :--- | :--- | :---: |
| Output-Voltage Low | $\mathrm{VOL}_{\mathrm{OL}}$ | ISINK $=1.6 \mathrm{~mA}$, Figure 1 | 0.4 | V |
| D0-D11 Tri-State Leakage Current |  | $\overline{\mathrm{RD}}=$ high or $\overline{\mathrm{CS}}=$ high | 0.06 | 1 |
| D0-D11 Tri-State Output <br> Capacitance |  | $\overline{\mathrm{RD}}=$ high or $\overline{\mathrm{CS}}=$ high | 15 | pF |

## POWER SUPPLIES

| Analog Supply Voltage | AVDD |  | 4.75 | 5.25 | V |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Digital Supply Voltage | DVDD |  | 2.70 | 5.25 | V |
| Analog Supply Current | ${ }^{\text {I AVDD }}$ | MAX1307 | 36 | 39 | mA |
|  |  | MAX1311 | 34 | 36 |  |
|  |  | MAX1315 | 34 | 36 |  |
| Digital Supply Current (CLOAD = 100pF) (Note 6) | IDVDD | MAX1307 | 1.3 | 2.6 | mA |
|  |  | MAX1311 | 1.3 | 2.6 |  |
|  |  | MAX1315 | 1.3 | 2.6 |  |
| Shutdown Current (Note 7) | IAVDD | SHDN = DV ${ }_{\text {DD }}, \mathrm{V}_{C H}=$ float | 0.6 | 10 | $\mu \mathrm{A}$ |
|  | IDVDD | SHDN $=$ DV ${ }_{\text {DD }}, \overline{\mathrm{RD}}=\overline{\mathrm{WR}}=$ high | 0.02 | 1 |  |
| Power-Supply Rejection Ratio | PSRR | $\mathrm{AV}_{\mathrm{DD}}=+4.75 \mathrm{~V}$ to +5.25 V | 50 |  | dB |

TIMING CHARACTERISTICS (Figure 1)

| Time to Conversion Result | tconv | Internal clock, Figure 6 | 800 | 900 | ns |
| :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | External clock, Figure 7 | 12 |  | CLK cycles |
| CONVST Pulse-Width Low (Acquisition Time) | tACQ | Figures 6, 7 ( Note 8) | 0.1 | 1000.0 | $\mu \mathrm{s}$ |
| $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ | tCTR | Figures 6, 7 | (Note 9) |  | ns |
| $\overline{\mathrm{RD}}$ to $\overline{\mathrm{CS}}$ | trTC | Figures 6, 7 | (Note 9) |  | ns |
| Data Access Time ( $\overline{\mathrm{RD}}$ Low to Valid Data) | tacc | Figures 6, 7 |  | 30 | ns |
| Bus Relinquish Time ( $\overline{\mathrm{RD}}$ High) | treQ | Figures 6, 7 | 5 | 30 | ns |
| CLK Rise to EOC Delay | tEOCD | Figure 7 | 20 |  | ns |
| CLK Rise to $\overline{\text { EOLC }}$ Fall Delay | teolcd | Figure 7 | 20 |  | ns |
| CONVST Fall to $\overline{\text { EOLC }}$ Rise Delay | tCVEOLCD | Figures 6, 7 | 20 |  | ns |

## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5V Analog Input Ranges

## ELECTRICAL CHARACTERISTICS (continued)

$\left(A V_{D D}=+5 \mathrm{~V}, \mathrm{DV}_{\mathrm{DD}}=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\text {REF }}=\mathrm{V}_{\text {REFMS }}=+2.5 \mathrm{~V}\right.$ (external reference) $, \mathrm{C}_{\text {REF }}=\mathrm{C}_{\text {REFMS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=$ CREF- $=0.1 \mu F$, CREF+-to-REF- $=2.2 \mu \mathrm{~F}\|0.1 \mu \mathrm{~F}, \mathrm{CCOM}=2.2 \mu \mathrm{~F}\| 0.1 \mu \mathrm{~F}, \mathrm{CMSV}=2.2 \mu \mathrm{~F} \| 0.1 \mu \mathrm{~F}$ (unipolar devices), MSV = AGND (bipolar devices), $\mathrm{f}_{\mathrm{CLK}}=16.67 \mathrm{MHz} 50 \%$ duty cycle, $\operatorname{INTCLK/EXTCLK}=\mathrm{AGND}$ (external clock), $\mathrm{SHDN}=\mathrm{DGND}, \mathrm{T}_{\mathrm{A}}=\mathrm{T}_{\mathrm{MIN}}$ to $\mathrm{T}_{\mathrm{MAX}}$, unless otherwise noted. Typical values are at $\mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$.) (See Figures 3 and 4)

| PARAMETER | SYMBOL | CONDITIONS | MIN | TYP | MAX | UNITS |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| EOC Pulse Width | teoc | Internal clock, Figure 6 | 50 |  |  | ns |
|  |  | External clock, Figure 7 | 1 |  |  | CLK cycles |
| External CLK Period | tCLK | Figure 7 | 0.05 |  | 10.00 | $\mu \mathrm{s}$ |
| External CLK High Period | tCLKH | Logic sensitive to rising edges, Figure 7 | 20 |  |  | ns |
| External CLK Low Period | tCLKL | Logic sensitive to rising edges, Figure 7 | 20 |  |  | ns |
| External Clock Frequency | fCLK | (Note 10) | 0.1 |  | 20.0 | MHz |
| Internal Clock Frequency | fint |  |  | 15 |  | MHz |
| CONVST High to CLK Edge | tCNTC | Figure 7 | 20 |  |  | ns |

Note 1: For the MAX1307, $\mathrm{V}_{\mathrm{IN}}=0$ to +5 V . For the MAX1311, $\mathrm{V}_{\mathrm{I}}=-5 \mathrm{~V}$ to +5 V . For the MAX1315, $\mathrm{V}_{\mathrm{I}}=-10 \mathrm{~V}$ to +10 V .
Note 2: The analog input resistance is terminated to an internal bias point (Figure 5). Calculate the analog input current using:

$$
I_{\mathrm{AIN}}=\frac{\mathrm{V}_{\mathrm{AIN}}-V_{\mathrm{BIAS}}}{R_{\mathrm{AIN}}}
$$

for AIN within the input voltage range.
Note 3: Throughput rate is a function of clock frequency (fCLK). The external clock throughput rate is specified with fCLK $=$ 16.67 MHz and the internal clock throughput rate is specified with fCLK $=15 \mathrm{MHz}$. See the Data Throughput section for more information.
Note 4: The REF input resistance is terminated to an internal +2.5 V bias point (Figure 2). Calculate the REF input current using:
$I_{\text {REF }}=\frac{V_{\text {REF }}-2.5 \mathrm{~V}}{R_{\text {REF }}}$
for $V_{\text {REF }}$ within the input voltage range.
Note 5: The REFMS input resistance is terminated to an internal +2.5 V bias point (Figure 2). Calculate the REFMS input current using:
$I_{\text {REFMS }}=\frac{V_{\text {REFMS }}-2.5 \mathrm{~V}}{R_{\text {REFMS }}}$
for $V_{\text {REFMS }}$ within the input voltage range.
Note 6: The analog input is driven with a -0.4 dBFS 500 kHz sine wave.
Note 7: Shutdown current is measured with the analog input floating. The large amplitude of the maximum shutdown-current specification is due to automated test equipment limitations.
Note 8: CONVST must remain low for at least the acquisition period. The maximum acquisition time is limited by internal capacitor droop.
Note 9: $\overline{\mathrm{CS}}$ to $\overline{\mathrm{WR}}$ and $\overline{\mathrm{CS}}$ to $\overline{\mathrm{RD}}$ are internally AND together. Setup and hold times do not apply.
Note 10: Minimum CLK frequency is limited only by the internal T/H droop rate. Limit the time between the rising edge of CONVST and the falling edge of $\overline{E O L C}$ to a maximum of 1 ms .

## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5V Analog Input Ranges

$\left(A V_{D D}=+5 \mathrm{~V}, \mathrm{DV}\right.$ DD $=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\text {REF }}=\mathrm{V}_{\text {REFMS }}=+2.5 \mathrm{~V}$ (external reference), $\mathrm{C}_{\text {REF }}=\mathrm{C}_{\text {REFMS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=$ CREF- $=0.1 \mu \mathrm{~F}$, CREF+-to-REF- $^{2} 2.2 \mu \mathrm{~F}\|0.1 \mu \mathrm{~F}, \mathrm{C} C O M=2.2 \mu \mathrm{~F}\| \mathrm{I} 0.1 \mu \mathrm{~F}, \mathrm{CMSV}=2.2 \mu \mathrm{~F} \| 0.1 \mu \mathrm{~F}$ (unipolar devices), MSV = AGND (bipolar devices), $\mathrm{fCLK}=16.67 \mathrm{MHz} 50 \%$ duty cycle, $\operatorname{INTCLK} / E X T C L K=A G N D$ (external clock), $\mathrm{f} / \mathrm{N}=500 \mathrm{kHz}$, AIN $=-0.4 \mathrm{dBFS} . \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Figures 3 and 4)


OFFSET ERROR
vs. ANALOG SUPPLY VOLTAGE


GAIN ERROR
vs. ANALOG SUPPLY VOLTAGE



OFFSET ERROR
vs. TEMPERATURE


GAIN ERROR
vs. TEMPERATURE


## 1075ksps，12－Bit，Parallel－Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$ ，and 0 to $\mathbf{+ 5 V}$ Analog Input Ranges

## Typical Operating Characteristics（continued）

$\left(A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\text {REF }}=\mathrm{V}_{\text {REFMS }}=+2.5 \mathrm{~V}\right.$（external reference）， $\mathrm{C}_{\text {REF }}=\mathrm{C}_{\text {REFMS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=$ CREF－$=0.1 \mu \mathrm{~F}$, CREF＋－to－REF－$^{2} 2.2 \mu \mathrm{~F}\|0.1 \mu \mathrm{~F}, \mathrm{CCOM}=2.2 \mu \mathrm{~F}\| \mathrm{I} 0.1 \mu \mathrm{~F}, \mathrm{CMSV}=2.2 \mu \mathrm{~F} \| \mathrm{I} .1 \mu \mathrm{~F}$（unipolar devices），MSV＝AGND（bipolar devices）， f CLK $=16.67 \mathrm{MHz} 50 \%$ duty cycle， $\operatorname{INTCLK/EXTCLK}=$ AGND（external clock），fin $=500 \mathrm{kHz}$, AIN $=-0.4 \mathrm{dBFS} . \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ ， unless otherwise noted．）（Figures 3 and 4）


FFT PLOT （2048－POINT DATA RECORD）




## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to $\mathbf{+ 5 V}$ Analog Input Ranges

## Typical Operating Characteristics (continued)

$\left(A V_{D D}=+5 \mathrm{~V}, ~ D V_{D D}=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\text {REF }}=\mathrm{V}_{\text {REFMS }}=+2.5 \mathrm{~V}\right.$ (external reference) $, \mathrm{C}_{\text {REF }}=\mathrm{C}_{\text {REFMS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=$ CREF- $=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF+-to-REF- }}=2.2 \mu \mathrm{~F}\|0.1 \mu \mathrm{~F}, \mathrm{CCOM}=2.2 \mu \mathrm{~F}\| \mathrm{I} 0.1 \mu \mathrm{~F}, \mathrm{CMSV}=2.2 \mu \mathrm{~F} \| 0.1 \mu \mathrm{~F}$ (unipolar devices), MSV = AGND (bipolar devices), f CLK $=16.67 \mathrm{MHz} 50 \%$ duty cycle, $\operatorname{INTCLK} /$ /EXTCLK $=$ AGND (external clock), fin $=500 \mathrm{kHz}$, AIN $=-0.4 \mathrm{dBFS} . \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Figures 3 and 4)


TOTAL HARMONIC DISTORTION
vs. CLOCK FREQUENCY



SPURIOUS-FREE DYNAMIC RANGE vs. CLOCK FREQUENCY


## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5V Analog Input Ranges

## Typical Operating Characteristics (continued)

$\left(A V_{D D}=+5 \mathrm{~V}, \mathrm{DV}\right.$ DD $=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\text {REF }}=\mathrm{V}_{\text {REFMS }}=+2.5 \mathrm{~V}$ (external reference), $\mathrm{C}_{\text {REF }}=\mathrm{C}_{\text {REFMS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=$ CREF- $=0.1 \mu \mathrm{~F}$, CREF-to-REF- $^{2} 2.2 \mu \mathrm{~F}\|0.1 \mu \mathrm{~F}, \mathrm{C} C O M=2.2 \mu \mathrm{~F}\| 0.1 \mu \mathrm{~F}, \mathrm{C}_{\mathrm{MSV}}=2.2 \mu \mathrm{~F} \| 0.1 \mu \mathrm{~F}$ (unipolar devices), MSV = AGND (bipolar devices), $\mathrm{fCLK}=16.67 \mathrm{MHz} 50 \%$ duty cycle, $\operatorname{INTCLK} /$ EXTCLK $=$ AGND (external clock), fin $=500 \mathrm{kHz}$, AIN $=-0.4 \mathrm{dBFS} . \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Figures 3 and 4)


TOTAL HARMONIC DISTORTION vs. REFERENCE VOLTAGE


SIGNAL-TO-NOISE PLUS DISTORTION
vs. REFERENCE VOLTAGE


SPURIOUS-FREE DYNAMIC RANGE vs. REFERENCE VOLTAGE


## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to $\mathbf{+ 5 V}$ Analog Input Ranges

$\qquad$
$\left(A V_{D D}=+5 \mathrm{~V}, \mathrm{DV} \mathrm{DD}_{\mathrm{D}}=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\text {REF }}=\mathrm{V}_{\text {REFMS }}=+2.5 \mathrm{~V}\right.$ (external reference) $, \mathrm{C}_{\text {REF }}=\mathrm{C}_{\text {REFMS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}+=$ CREF- $=0.1 \mu \mathrm{~F}$, CREF+-to-REF- $^{2} 2.2 \mu \mathrm{~F}\|0.1 \mu \mathrm{~F}, \mathrm{CCOM}=2.2 \mu \mathrm{~F}\| \mathrm{I} 0.1 \mu \mathrm{~F}, \mathrm{CMSV}=2.2 \mu \mathrm{~F} \| \mathrm{I} .1 \mu \mathrm{~F}$ (unipolar devices), MSV = AGND (bipolar devices), f CLK $=16.67 \mathrm{MHz} 50 \%$ duty cycle, $\operatorname{INTCLK} /$ /EXTCLK $=$ AGND (external clock), fin $=500 \mathrm{kHz}$, AIN $=-0.4 \mathrm{dBFS} . \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$, unless otherwise noted.) (Figures 3 and 4)

analog shutdown current vs. ANALOG SUPPLY VOLTAGE


INTERNAL REFERENCE VOLTAGE vs. ANALOG SUPPLY VOLTAGE


DIGITAL SUPPLY CURRENT
vs. DIGITAL SUPPLY VOLTAGE


DIGITAL SHUTDOWN CURRENT
vs. DIGITAL SUPPLY VOLTAGE


INTERNAL REFERENCE VOLTAGE vs. TEMPERATURE


## 1075ksps，12－Bit，Parallel－Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$ ，and 0 to＋5V Analog Input Ranges

## Typical Operating Characteristics（continued）

$\left(A V_{D D}=+5 \mathrm{~V}, D V_{D D}=+3 \mathrm{~V}, \mathrm{AGND}=\mathrm{DGND}=0, \mathrm{~V}_{\text {REF }}=\mathrm{V}_{\text {REFMS }}=+2.5 \mathrm{~V}\right.$（external reference）， $\mathrm{C}_{\text {REF }}=\mathrm{C}_{\text {REFMS }}=0.1 \mu \mathrm{~F}, \mathrm{C}_{\text {REF }}=$ CreF－$^{2}=0.1 \mu \mathrm{~F}$, CREF＋－to－REF－$=2.2 \mu \mathrm{~F}\|\mathrm{I} 0.1 \mu \mathrm{~F}, \mathrm{CCOM}=2.2 \mu \mathrm{~F}\| 0.1 \mu \mathrm{~F}, \mathrm{CMSV}=2.2 \mu \mathrm{~F} \| 0.1 \mu \mathrm{~F}$（unipolar devices），MSV＝AGND（bipolar devices）， $\mathrm{fcLK}=16.67 \mathrm{MHz} 50 \%$ duty cycle， $\operatorname{INTCLK} / \overline{E X T C L K}=$ AGND（external clock），fin $=500 \mathrm{kHz}$ ， AIN $=-0.4 \mathrm{dBFS} . \mathrm{T}_{\mathrm{A}}=+25^{\circ} \mathrm{C}$ unless otherwise noted．）（Figures 3 and 4）


analog input channel current vs．ANALOG INPUT CHANNEL VOLTAGE
analog input channel current
vs．ANALOG INPUT CHANNEL VOLTAGE


ANALOG INPUT CHANNEL CURRENT
vs．ANALOG INPUT CHANNEL VOLTAGE


## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5 V Analog Input Ranges

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 1, 15, 17 | $A V_{D D}$ | Analog Power Input. $A V_{D D}$ is the power input for the analog section of the converter. Apply +5 V to AV DD. Connect all AVDD pins together. See the Layout, Grounding, and Bypassing section for additional information. |
| $\begin{gathered} 2,3,14 \\ 16,23 \end{gathered}$ | AGND | Analog Ground. AGND is the power return for $A V_{\text {DD }}$. Connect all $A G N D$ pins together. |
| 4 | AIN | Analog Input |
| 6 | MSV | Midscale Voltage Bypass. For the unipolar MAX1307, connect a $2.2 \mu \mathrm{~F}$ and a $0.1 \mu \mathrm{~F}$ capacitor from MSV to AGND. For the bipolar MAX1311/MAX1315, connect MSV to AGND. |
| 13 | $\frac{\text { INTCLK/ }}{\text { EXTCLK }}$ | Clock-Mode Select Input. Connect INTCLK/EXTCLK to AVDD to select the internal clock. Connect INTCLK/EXTCLK to AGND to use an external clock connected to CLK. |
| 18 | REFMS | Midscale Reference Bypass/Input. REFMS connects through a $5 \mathrm{k} \Omega$ resistor to the internal +2.5 V bandgap reference buffer. <br> For the MAX1307 unipolar devices, VREFMS is the input to the unity-gain buffer that drives MSV. MSV sets the midpoint of the input voltage range. For internal reference operation, bypass REFMS with a $\geq 0.01 \mu \mathrm{~F}$ capacitor to AGND. For external reference operation, drive REFMS with an external voltage from +2 V to +3 V . <br> For the MAX1311/MAX1315 bipolar devices, connect REFMS to REF. For internal reference operation, bypass the REFMS/REF node with a $\geq 0.01 \mu \mathrm{~F}$ capacitor to AGND. For external reference operation, drive the REFMS/REF node with an external voltage from +2 V to +3 V . |
| 19 | REF | ADC Reference Bypass/Input. REF connects through a $5 \mathrm{k} \Omega$ resistor to the internal +2.5 V bandgap reference buffer. <br> For internal reference operation, bypass REF with a $\geq 0.01 \mu \mathrm{~F}$ capacitor. <br> For external reference operation with the MAX1307 unipolar devices, drive REF with an external voltage from +2 V to +3 V . <br> For external reference operation with the MAX1311/MAX1315 bipolar devices, connect REFMS to REF and drive the $R E F_{M S} / R E F$ node with an external voltage from +2 V to +3 V . |
| 20 | REF+ | Positive Reference Bypass. Bypass REF+ with a $0.1 \mu F$ capacitor to AGND. Also bypass REF+ to REF- with a $2.2 \mu \mathrm{~F}$ and a $0.1 \mu \mathrm{~F}$ capacitor. $\mathrm{V}_{\text {REF }}=\mathrm{V}_{\text {COM }}+\mathrm{V}_{\text {REF }} / 2$. |
| 21 | COM | Reference Common Bypass. Bypass COM to AGND with a $2.2 \mu \mathrm{~F}$ and a $0.1 \mu \mathrm{~F}$ capacitor. $V_{C O M}=13 / 25 \times A V_{D D}$. |
| 22 | REF- | Negative Reference Bypass. Bypass REF- with a $0.1 \mu F$ capacitor to AGND. Also bypass REF- to REF+ with a $2.2 \mu \mathrm{~F}$ and a $0.1 \mu \mathrm{~F}$ capacitor. <br> $\mathrm{V}_{\text {REF }+}=\mathrm{V}_{\text {COM }}-\mathrm{V}_{\text {REF }} / 2$. |
| 24, 39 | DGND | Digital Ground. DGND is the power return for DVDD. Connect all DGND pins together. |
| 25, 38 | DV ${ }_{\text {DD }}$ | Digital Power Input. DVDD powers the digital section of the converter, including the parallel interface. Apply +2.7 V to +5.25 V to DV DD. Bypass DVDD to DGND with a $0.1 \mu \mathrm{~F}$ capacitor. Connect all $\mathrm{DV}_{\mathrm{DD}}$ pins together. |
| 26 | D0 | Digital Output 0 of 12-Bit Parallel Data Bus. High impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$. |
| 27 | D1 | Digital Output 1 of 12-Bit Parallel Data Bus. High impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$. |
| 28 | D2 | Digital Output 2 of 12-Bit Parallel Data Bus. High impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$. |
| 29 | D3 | Digital Output 3 of 12-Bit Parallel Data Bus. High impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$. |
| 30 | D4 | Digital Output 4 of 12-Bit Parallel Data Bus. High impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$. |
| 31 | D5 | Digital Output 5 of 12-Bit Parallel Data Bus. High impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$. |

## 1075ksps，12－Bit，Parallel－Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$ ，and 0 to＋5V Analog Input Ranges

Pin Description（continued）

| PIN | NAME | FUNCTION |
| :---: | :---: | :---: |
| 32 | D6 | Digital Output 6 of 12－Bit Parallel Data Bus．High impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$ ． |
| 33 | D7 | Digital Output 7 of 12－Bit Parallel Data Bus．High impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$ ． |
| 34 | D8 | Digital Output 8 of 12－Bit Parallel Data Bus．High impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$ ． |
| 35 | D9 | Digital Output 9 of 12－Bit Parallel Data Bus．High impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$ ． |
| 36 | D10 | Digital Output 10 of 12－Bit Parallel Data Bus．High impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$ ． |
| 37 | D11 | Digital Output 11 of 12－Bit Parallel Data Bus．High impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$ ． |
| 40 | EOC | End－of－Conversion Output．$\overline{\text { EOC }}$ goes low to indicate the end of a conversion．It returns high on the next rising CLK edge or the falling CONVST edge． |
| 41 | $\overline{\text { EOLC }}$ | End－of－Last－Conversion Output．$\overline{\mathrm{EOLC}}$ goes low to indicate the end of the last conversion．It returns high when CONVST goes low for the next conversion sequence． |
| 42 | $\overline{\mathrm{RD}}$ | Read Input．Pulling $\overline{\mathrm{RD}}$ low initiates a read command of the parallel data bus． |
| 43 | $\overline{\mathrm{WR}}$ | Write Input．$\overline{\mathrm{WR}}$ is not implemented．Connect $\overline{\mathrm{WR}}$ to $\overline{\mathrm{RD}}, \overline{\mathrm{CS}}$ ，DGND，or DVDD． |
| 44 | $\overline{\mathrm{CS}}$ | Chip－Select Input．Pulling $\overline{\mathrm{CS}}$ low activates the digital interface．Forcing $\overline{\mathrm{CS}}$ high places D0－D11 in high－ impedance mode． |
| 45 | CONVST | Conversion Start Input．Driving CONVST high initiates the conversion process．The analog inputs are sampled on the rising edge of CONVST． |
| 46 | CLK | External Clock Input．For external clock operation，connect INTCLK／EXTCLK to DGND and drive CLK with an external clock signal from 100 kHz to 20 MHz ．For internal clock operation，connect INTCLK／EXTCLK to DVDD and connect CLK to DGND． |
| 47 | SHDN | Shutdown Input．Driving SHDN high initiates device shutdown．Connect SHDN to DGND for normal operation． |
| 48 | $\overline{\text { CHSHDN }}$ | $\overline{\mathrm{CHSHDN}}$ Is Not Implemented．Connect $\overline{\text { CHSHDN }}$ to DGND． |
| 5，7－12 | I．C． | Internally Connected．Connect I．C．to AGND． |

## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5V Analog Input Ranges



Detailed Description
The MAX1307/MAX1311/MAX1315 contain a 1075ksps 12bit ADC with track and hold (T/H). Input scaling on the MAX1307/MAX1311/MAX1315 allows a 0 to +5 V , $\pm 5 \mathrm{~V}$, or $\pm 10 \mathrm{~V}$ analog input signal, respectively. Additionally, the MAX1307 features $\pm 6 \mathrm{~V}$ fault-tolerant inputs, while the MAX1311/MAX1315 feature $\pm 16.5 \mathrm{~V}$ fault-tolerant inputs. The MAX1307/MAX1311/MAX1315 include an on-chip +2.5 V reference. These devices also accept an external +2 V to +3 V reference.
The conversion results are available in $0.72 \mu \mathrm{~s}$ with a sampling rate of 1075 ksps . Internal or external clock capabilities offer greater flexibility. A high-speed, 20 MHz parallel interface outputs the conversion results.

Figure 1. Digital Load Test Circuit

*SWITCH CLOSED ON UNIPOLAR DEVICES, OPEN ON BIPOLAR DEVICES
Figure 2. Functional Diagram

## 1075ksps，12－Bit，Parallel－Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$ ，and 0 to＋5V Analog Input Ranges



GトعमXVW／मトعトXVW／LOEトXVW

Figure 3．Typical Bipolar Operating Circuit

## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5 V Analog Input Ranges

## MAX1307/MAX1311/MAX1315



Figure 4. Typical Unipolar Operating Circuit

## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5 V Analog Input Ranges



Figure 5. Equivalent Analog Input T/H Circuit

## Analog Input <br> Track and Hold (T/H)

The input T/H circuit is controlled by the CONVST input. When CONVST is low, the T/H circuit tracks the analog input. When CONVST is high, the T/H circuit holds the analog input. The rising edge of CONVST is the analog input sampling instant. There is an aperture delay (tAD) of 8 ns and a 50 psRMS aperture jitter ( $\mathrm{t} A \mathrm{~A}$ ).
To settle the charge on CSAMPLE to 12-bit accuracy, use a minimum acquisition time (tACQ) of 100ns. Therefore, CONVST must be low for at least 100ns. Although longer acquisition times allow the analog input to settle to its final value more accurately, the maximum acquisition time must be limited to 1 ms . Accuracy with conversion times longer than 1 ms cannot be guaranteed due to capacitor droop in the input circuitry.

Due to the analog input resistive divider formed by R1 and R2 in Figure 5, any significant analog input source resistance (RSOURCE) results in gain error. Furthermore, RSOURCE causes distortion due to nonlinear analog input currents. Limit RSOURCE to a maximum of $100 \Omega$.

Selecting an Input Buffer
To improve the input signal bandwidth under AC conditions, drive the input with a wideband buffer ( $>50 \mathrm{MHz}$ ) that can drive the ADC's input capacitance ( 15 pF ) and settle quickly. For example, the MAX4431 or the MAX4265 can be used for 0 to +5 V unipolar devices, or the MAX4350 can be used for $\pm 5 \mathrm{~V}$ bipolar inputs.
Most applications require an input buffer to achieve 12-bit accuracy. Although slew rate and bandwidth are important, the most critical input buffer specification is settling time. At the beginning of the acquisition, the ADC internal sampling capacitor array connects to the analog inputs, causing some disturbance. Ensure the amplifier is capable of settling to at least 12-bit accuracy during the acquisition time (tACQ). Use a low-noise, low-distortion, wideband amplifier that settles quickly and is stable with the ADC's 15pF input capacitance.
Refer to the Maxim website at www.maxim-ic.com for application notes on how to choose the optimum buffer amplifier for your ADC application.

## Input Bandwidth

The input-tracking circuitry has a 20 MHz small-signal bandwidth, making it possible to digitize high-speed transient events and measure periodic signals with bandwidths exceeding the ADC's sampling rate by using undersampling techniques. To avoid high-frequency signals being aliased into the frequency band of interest, anti-alias filtering is recommended.

## Input Range and Protection

The MAX1307 provides a 0 to +5 V input voltage range with fault protection of $\pm 6 \mathrm{~V}$. The MAX1311 provides a $\pm 5 \mathrm{~V}$ input voltage range with fault protection of $\pm 16.5 \mathrm{~V}$. The MAX1315 provides a $\pm 10 \mathrm{~V}$ input voltage range with fault protection of $\pm 16.5 \mathrm{~V}$. Figure 5 shows the equivalent analog input circuit.

# 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5 V Analog Input Ranges 


#### Abstract

Data Throughput The data throughput ( ftH ) of the MAX1307/MAX1311/ MAX1315 is a function of the clock speed (fCLK). In internal clock mode, fCLK $=15 \mathrm{MHz}$ (typ). In external clock mode, these devices accept an fclk between 100 kHz and 20 MHz . Figures 6 and 7 calculate fth as follows:


$$
f_{T H}=\frac{1}{t_{\text {ACQ }}+t_{\text {QUIET }}+\frac{13}{f_{C L K}}}
$$

where tquiET is the period of bus inactivity before the rising edge of CONVST ( $\geq 50 \mathrm{~ns}$ ). See the Starting a Conversion section for more information.

## Clock Modes

The MAX1307/MAX1311/MAX1315 perform conversions using either an internal clock or external clock. There are 13 clock periods per conversion.

## Internal Clock

Internal clock mode frees the microprocessor from the burden of running the ADC conversion clock. For internal clock operation, connect INTCLK/EXTCLK to AVDD and connect CLK to DGND. Note that INTCLK/EXTCLK is referenced to $A V_{D D}$, not $D V_{D D}$.

## External Clock

For external clock operation, connect INTCLK/EXTCLK to AGND and connect an external clock source to CLK. Note that INTCLK/EXTCLK is referenced to AVDD, not DVDD. The external clock frequency can be up to 20 MHz . Linearity is not guaranteed with clock frequencies below 100 kHz due to droop in the T/H circuits.

## Applications Information

## Digital Interface

Conversion results are available through the 12-bit digital interface (D0-D11). The interface includes the following control signals: chip select ( $\overline{\mathrm{CS}})$, read ( $\overline{\mathrm{RD}}$ ), end of conversion (EOC), end of last conversion (EOLC), conversion start (CONVST), shutdown (SHDN), internal clock select (INTCLK/EXTCLK), and external clock input (CLK). Figures 6 and 7 and the Timing Characteristics show the operation of the interface. D0-D11 go high impedance when $\overline{\mathrm{RD}}=1$ or $\overline{\mathrm{CS}}=1$.

## Starting a Conversion

To start a conversion using internal clock mode, pull CONVST low for the acquisition time ( $\mathrm{t}_{\mathrm{ACQ}}$ ). The T/H acquires the signal while CONVST is low, and conversion begins on the rising edge of CONVST. The end-ofconversion ( $\overline{\mathrm{EOC}}$ ) signal and end-of-last-conversion signal (EOLC) pulse low whenever a conversion result is available for reading (Figure 6).
To start a conversion using external clock mode, pull CONVST low for the acquisition time (tacQ). The T/H acquires the signal while CONVST is low. The rising edge of CONVST is the sampling instant. Apply an external clock to CLK to start the conversion. To avoid T/H droop degrading the sampled analog input signals, the first CLK pulse must occur within $10 \mu \mathrm{~s}$ from the rising edge of CONVST. Additionally, the external clock frequency must be greater than 100 kHz to avoid T/H droop degrading accuracy. The conversion result is available for read when EOC or ELOC goes low on the rising edge of the 13th clock cycle (Figure 7).
In both internal and external clock modes, hold CONVST high until the conversion result is read. If CONVST goes low in the middle of a conversion, the current conversion is aborted and a new conversion is initiated. Furthermore, there must be a period of bus inactivity (tQUIET) for 50 ns or longer before the falling edge of CONVST for the specified ADC performance.

Reading a Conversion Result
Figures 6 and 7 show the interface signals to initiate a read operation. $\overline{\mathrm{CS}}$ can be low at all times, low during the $\overline{\mathrm{RD}}$ cycles, or the same as $\overline{\mathrm{RD}}$.
After initiating a conversion by bringing CONVST high, wait for $\overline{E O C}$ or $\overline{E O L C}$ to go low. In internal clock mode, $\overline{E O C}$ or EOLC goes low within 900 ns . In external clock mode, $\bar{E} O C$ or $\overline{E O L C}$ goes low on the rising edge of the 13th CLK cycle. To read the conversion result, drive $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ low to latch data to the parallel digital output bus. Bring $\overline{\mathrm{RD}}$ high to release the digital bus.

## 1075ksps，12－Bit，Parallel－Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$ ，and 0 to＋5V Analog Input Ranges



Figure 6．Reading a Conversion－Internal Clock

## Power－Up Reset

After applying power，allow a 1 ms wake－up time to elapse and then initiate a conversion and discard the results．After the conversion is complete，accurate con－ versions can be obtained．

## Shutdown Modes

During shutdown the internal reference and analog circuits in the device shutdown and the analog supply current drops to $0.6 \mu \mathrm{~A}$（typ）．Set SHDN high to enter shutdown mode．
$\overline{\mathrm{EOC}}$ and $\overline{\mathrm{EOLC}}$ are high when the MAX1307／MAX1311／ MAX1315 are shut down．

The state of the digital outputs D0－D11 is independent of the state of SHDN．If $\overline{\mathrm{CS}}$ and $\overline{\mathrm{RD}}$ are low，the digital outputs D0－D11 are active regardless of SHDN．The digital outputs only go high impedance when $\overline{\mathrm{CS}}$ or $\overline{\mathrm{RD}}$ is high．When the digital outputs are powered down， the digital supply current drops to $20 n A$ ．
Exiting shutdown（falling edge of SHDN）starts a con－ version in the same way as the rising edge of CONVST． After coming out of shutdown，initiate a conversion and discard the results．Allow a 1 ms wake－up time to expire before initiating the first accurate conversion．

## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5V Analog Input Ranges

## MAX1307/MAX1311/MAX1315



Figure 7. Reading a Conversion-External Clock

# 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5 V Analog Input Ranges 

Reference<br>Internal Reference

The internal reference circuits provide for analog input voltages of 0 to +5 V for the unipolar MAX1307, $\pm 5 \mathrm{~V}$ for the bipolar MAX1311, or $\pm 10 \mathrm{~V}$ for the bipolar MAX1315. Install external capacitors for reference stability, as indicated in Table 1 and shown in Figures 3 and 4.
As illustrated in Figure 2, the internal reference voltage is 2.5 V (VREF). This 2.5 V is internally buffered to create the voltages at REF+ and REF-. Table 2 shows the voltages at COM, REF+, and REF-.

## External Reference

External reference operation is achieved by overriding the internal reference voltage. Override the internal reference voltage by driving REF with $\mathrm{a}+2.0 \mathrm{~V}$ to +3.0 V external reference. As shown in Figure 2, the REF input impedance is $5 \mathrm{k} \Omega$. For more information about using external references, see the Transfer Functions section.

Midscale Voltage (MSV)
The voltage at MSV ( $\mathrm{V}_{\mathrm{MSV}}$ ) sets the midpoint of the ADC transfer functions. For the 0 to +5 V input range (unipolar devices), the midpoint of the transfer function is +2.5 V . For the $\pm 5 \mathrm{~V}$ and $\pm 10 \mathrm{~V}$ input range devices, the midpoint of the transfer function is zero.

As shown in Figure 2, there is a unity-gain buffer between REFMS and MSV in the unipolar MAX1307. This midscale buffer sets the midpoint of the unipolar transfer functions to either the internal +2.5 V reference or an externally applied voltage at REFMS. VMSV follows $V_{\text {REFMS }}$ within $\pm 3 \mathrm{mV}$.
The midscale buffer is not active for the bipolar devices. For these devices, MSV must be connected to AGND or externally driven. REFMS must be bypassed with a $0.01 \mu \mathrm{~F}$ capacitor to AGND.
See the Transfer Functions section for more information about MSV.

Table 1. Reference Bypass Capacitors

| LOCATION | INPUT VOLTAGE RANGE |  |
| :--- | :---: | :---: |
|  | UNIPOLAR $(\boldsymbol{\mu} \mathbf{F})$ | BIPOLAR ( $\boldsymbol{\mu} \mathbf{F})$ |
| MSV Bypass Capacitor to AGND | $2.2 \\| 0.1$ | $\mathrm{~N} / \mathrm{A}$ |
| REFMS Bypass Capacitor to AGND | 0.01 | 0.01 |
| REF Bypass Capacitor to AGND | 0.01 | 0.01 |
| REF+ Bypass Capacitor to AGND | 0.1 | 0.1 |
| REF+ to REF- Capacitor | $2.2 \\| 0.1$ | $2.2 \\| 0.1$ |
| REF- Bypass Capacitor to AGND | 0.1 | 0.1 |
| COM Bypass Capacitor to AGND | $2.2 \\| 0.1$ | $2.2 \\| 0.1$ |

N/A = Not applicable. Connect MSV directly to AGND.

Table 2. Reference Voltages

| PARAMETER | EQUATION | $\begin{aligned} & \text { CALCULATED VALUE (V) } \\ & \binom{\mathrm{V}_{\text {REF }}=2.000 \mathrm{~V},}{A V_{D D}=5.0 \mathrm{~V}} \end{aligned}$ | $\begin{aligned} & \text { CALCULATED VALUE (V) } \\ & \binom{\mathrm{V}_{\text {REF }}=2.500 \mathrm{~V},}{A V_{D D}=5.0 \mathrm{~V}} \end{aligned}$ | $\begin{aligned} & \text { CALCULATED VALUE (V) } \\ & \binom{\mathrm{V}_{\text {REF }}=3.000 \mathrm{~V},}{A V_{D D}=5.0 \mathrm{~V}} \end{aligned}$ |
| :---: | :---: | :---: | :---: | :---: |
| VCOM | $\mathrm{V}_{\text {COM }}=13 / 25 \times$ AV ${ }_{\text {DD }}$ | 2.600 | 2.600 | 2.600 |
| $V_{\text {REF }+}$ | $V_{\text {REF }+}=V_{\text {COM }}+\mathrm{V}_{\text {REF }} / 2$ | 3.600 | 3.850 | 4.100 |
| VREF- | $V_{\text {REF }}=V_{\text {COM }}-V_{\text {REF }} / 2$ | 1.600 | 1.350 | 1.100 |
| VREF+ - VREF- | $V_{\text {REF }}=V_{\text {REF }}-V_{\text {REF }+}$ | 2.000 | 2.500 | 3.000 |

## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5V Analog Input Ranges

## Transfer Functions <br> Unipolar 0 to $\mathbf{+ 5 V}$ Devices

Table 3 and Figure 8 show the offset binary transfer function for the MAX1307 with a 0 to +5 V input range. The full-scale input range (FSR) is two times the voltage at REF. The internal +2.5 V reference gives a +5 V FSR, while an external +2 V to +3 V reference allows an FSR of +4 V to +6 V , respectively. Calculate the LSB size using:

$$
1 \mathrm{LSB}=\frac{2 \times \mathrm{V}_{\mathrm{REF}}}{2^{12}}
$$

which equals 1.22 mV when using a 2.5 V reference.

## Table 3. 0 to 5V Unipolar Code Table

| $\begin{gathered} \text { BINARY } \\ \text { DIGITAL } \\ \text { OUTPUT CODE } \end{gathered}$ | DECIMAL EQUIVALENT DIGITAL OUTPUT CODE $\left(\mathrm{CODE}_{10}\right)$ | INPUT VOLTAGE <br> (V) $\binom{\mathrm{V}_{\text {REF }}=+2.5 \mathrm{~V}}{\mathrm{~V}_{\text {REFMS }}=+2.5 \mathrm{~V}}$ |
| :---: | :---: | :---: |
| $\begin{gathered} 111111111111 \\ =0 x F F F \end{gathered}$ | 4095 | +4.9994 $\pm 0.5 \mathrm{LSB}$ |
| $\begin{gathered} 111111111110 \\ =0 x F F E \end{gathered}$ | 4094 | +4.9982 $\pm 0.5$ LSB |
| $\begin{gathered} 100000000001 \\ =0 \times 801 \end{gathered}$ | 2049 | +2.5018 $\pm 0.5$ LSB |
| $\begin{gathered} 100000000000 \\ =0 \times 800 \end{gathered}$ | 2048 | +2.5006 $\pm 0.5$ LSB |
| $\begin{gathered} 011111111111 \\ =0 \times 7 F F \end{gathered}$ | 2047 | +2.4994 $\pm 0.5$ LSB |
| $\begin{gathered} 000000000001 \\ =0 \times 001 \end{gathered}$ | 1 | +0.0018 $\pm 0.5 \mathrm{LSB}$ |
| $\begin{gathered} 000000000000 \\ =0 \times 000 \end{gathered}$ | 0 | +0.0006 $\pm 0.5 \mathrm{LSB}$ |

The input range is centered about $\mathrm{V}_{\mathrm{MSV}}$, internally set to +2.5 V . For a custom midscale voltage, drive REFMS with an external voltage source and MSV will follow REFms. Noise present on MSV or REFMs directly couples into the ADC result. Use a precision, low-drift voltage reference with adequate bypassing to prevent MSV from degrading ADC performance. For maximum FSR, do not violate the absolute maximum voltage ratings of the analog inputs when choosing MSV.
Determine the input voltage as a function of Vref, $\mathrm{V}_{\text {MSV }}$, and the output code in decimal using:

$$
\mathrm{V}_{\mathrm{CH}}^{-}=\mathrm{LSB} \times \mathrm{CODE}_{10}+\mathrm{V}_{\mathrm{MSV}}-2.500 \mathrm{~V}
$$



Figure 8. 0 to +5 V Unipolar Transfer Function

## 1075ksps，12－Bit，Parallel－Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$ ，and 0 to＋5V Analog Input Ranges

## Bipolar $\pm 5 V$ Devices

Table 4 and Figure 9 show the two＇s complement trans－ fer function for the $\pm 5 \mathrm{~V}$ input range MAX1311．The FSR is four times the voltage at REF．The internal +2.5 V refer－ ence gives a +10 V FSR，while an external +2 V to +3 V reference allows an FSR of +8 V to +12 V respectively． Calculate the LSB size using：

$$
1 \mathrm{LSB}=\frac{4 \times \mathrm{V}_{\mathrm{REF}}}{2^{12}}
$$

which equals 2.44 mV when using a 2.5 V reference．

Table 4．$\pm 5 \mathrm{~V}$ Bipolar Code Table

| TWO＇s COMPLEMENT DIGITAL OUTPUT CODE | DECIMAL EQUIVALENT DIGITAL OUTPUT CODE $\left(\mathrm{CODE}_{10}\right)$ | INPUT VOLTAGE <br> （V） $\binom{\mathrm{V}_{\mathrm{REF}}=+2.5 \mathrm{~V}}{\mathrm{~V}_{\mathrm{MSV}}=0}$ |
| :---: | :---: | :---: |
| $\begin{gathered} 011111111111= \\ 0 \times 7 F F \end{gathered}$ | ＋2047 | ＋4．9988 $\pm 0.5$ LSB |
| $\begin{gathered} 011111111110= \\ 0 \times 7 F E \end{gathered}$ | ＋2046 | ＋4．9963 $\pm 0.5$ LSB |
| $\begin{gathered} 000000000001= \\ 0 \times 001 \end{gathered}$ | ＋1 | ＋0．0037 $\pm 0.5 \mathrm{LSB}$ |
| $\begin{gathered} 000000000000= \\ 0 \times 000 \end{gathered}$ | 0 | ＋0．0012 $\pm 0.5$ LSB |
| $\begin{gathered} 111111111111= \\ \text { OxFFF } \end{gathered}$ | －1 | $-0.0012 \pm 0.5$ LSB |
| $\begin{gathered} 100000000001= \\ 0 \times 801 \end{gathered}$ | －2047 | $-4.9963 \pm 0.5$ LSB |
| $\begin{gathered} 100000000000= \\ 0 \times 800 \end{gathered}$ | －2048 | $-4.9988 \pm 0.5$ LSB |

The input range is centered about $\mathrm{V}_{\text {MSV }}$ ．Normally，MSV ＝AGND，and the input is symmetrical about zero．For a custom midscale voltage，drive MSV with an external voltage source．Noise present on MSV directly couples into the ADC result．Use a precision，low－drift voltage reference with adequate bypassing to prevent MSV from degrading ADC performance．For maximum FSR， do not violate the absolute maximum voltage ratings of the analog inputs when choosing MSV．

Determine the input voltage as a function of VREF $V_{M S V}$ ，and the output code in decimal using：

$$
\mathrm{V}_{\mathrm{CH}}=\mathrm{LSB} \times \mathrm{CODE}_{10}+\mathrm{V}_{\mathrm{MSV}}
$$



Figure 9．$\pm 5 \mathrm{~V}$ Bipolar Transfer Function

## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5V Analog Input Ranges

Bipolar $\pm 10$ V Devices
Table 5 and Figure 10 show the two's complement transfer function for the $\pm 10 \mathrm{~V}$ input range MAX1315. The FSR is eight times the voltage at REF. The internal +2.5 V reference gives a +20 V FSR, while an external +2 V to +3 V reference allows an FSR of +16 V to +24 V , respectively. Calculate the LSB size using:

$$
1 \mathrm{LSB}=\frac{8 \times \mathrm{V}_{\mathrm{REF}}}{2^{12}}
$$

which equals 4.88 mV with $\mathrm{a}+2.5 \mathrm{~V}$ internal reference.
Table 5. $\pm 10 \mathrm{~V}$ Bipolar Code Table

| TWO's COMPLEMENT DIGITAL OUTPUT CODE | DECIMAL EQUIVALENT DIGITAL OUTPUT CODE (CODE 10 ) | INPUT VOLTAGE <br> (V) $\binom{\mathrm{V}_{\mathrm{REF}}=+2.5 \mathrm{~V}}{\mathrm{~V}_{\mathrm{MSV}}=0}$ |
| :---: | :---: | :---: |
| $\begin{gathered} 011111111111= \\ 0 \times 7 F F \end{gathered}$ | +2047 | +9.9976 $\pm 0.5$ LSB |
| $\begin{gathered} 011111111110= \\ 0 \times 7 F E \end{gathered}$ | +2046 | +9.9927 $\pm 0.5$ LSB |
| $\begin{gathered} 000000000001= \\ 0 \times 001 \end{gathered}$ | +1 | $+0.0073 \pm 0.5 \mathrm{LSB}$ |
| $\begin{gathered} 000000000000= \\ 0 \times 000 \end{gathered}$ | 0 | $0.0024 \pm 0.5$ LSB |
| $\begin{gathered} 111111111111= \\ \text { OxFFF } \end{gathered}$ | -1 | $-0.0024 \pm 0.5$ LSB |
| $\begin{gathered} 100000000001= \\ 0 \times 801 \end{gathered}$ | -2047 | $-9.9927 \pm 0.5 \mathrm{LSB}$ |
| $\begin{gathered} 100000000000= \\ 0 \times 800 \end{gathered}$ | -2048 | $-9.9976 \pm 0.5 \mathrm{LSB}$ |

The input range is centered about $\mathrm{V}_{\mathrm{MSV}}$. Normally, MSV = AGND, and the input is symmetrical about zero. For a custom midscale voltage, drive MSV with an external voltage source. Noise present on MSV directly couples into the ADC result. Use a precision, low-drift voltage reference with adequate bypassing to prevent MSV from degrading ADC performance. For maximum FSR, do not violate the absolute maximum voltage ratings of the analog inputs when choosing MSV.
Determine the input voltage as a function of $V_{\text {REF }}$ $V_{M S V}$, and the output code in decimal using:

$$
\mathrm{V}_{\mathrm{CH}}=\mathrm{LSB} \times \mathrm{CODE}_{10}+\mathrm{V}_{\mathrm{MSV}}
$$



Figure 10. $\pm 10 \mathrm{~V}$ Bipolar Transfer Function

# 1075ksps，12－Bit，Parallel－Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$ ，and 0 to +5 V Analog Input Ranges 

Layout，Grounding，and Bypassing
For best performance use PC boards．Board layout must ensure that digital and analog signal lines are separated from each other．Do not run analog and digital lines paral－ lel to one another（especially clock lines），and do not run digital lines underneath the ADC package．
Figure 11 shows the recommended system ground con－ nections．Establish an analog ground point at AGND and a digital ground point at DGND．Connect all analog grounds to the analog ground point．Connect all digital grounds to the digital ground point．For lowest－noise operation，make the power－supply ground returns as low impedance and as short as possible．Connect the analog ground point to the digital ground point at one location．
High－frequency noise in the power supplies degrades the ADC＇s performance．Bypass the analog power plane to the analog ground plane with a $2.2 \mu \mathrm{~F}$ capaci－ tor within one inch of the device．Bypass each AVDD to AGND pair of pins with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possible．AVDD to AGND pairs are pin 1 to pin 2，pin 14 to pin 15，and pin 16 to pin 17. Likewise，bypass the digital power plane to the digital ground plane with a $2.2 \mu \mathrm{~F}$ capacitor within one inch of the device．Bypass each DVDD to DGND pair of pins with a $0.1 \mu \mathrm{~F}$ capacitor as close to the device as possi－ ble．DVDD to DGND pairs are pin 24 to pin 25 ，and pin 38 to pin 39．If a supply is very noisy use a ferrite bead as a lowpass filter as shown in Figure 11.

## Definitions

Integral Nonlinearity（INL）
INL is the deviation of the values on an actual transfer function from a straight line．For these devices，this straight line is drawn between the end points of the transfer function，once offset and gain errors have been nullified．

## Differential Nonlinearity（DNL）

DNL is the difference between an actual step width and the ideal value of 1 LSB ．For these devices，the DNL of each digital output code is measured and the worst－ case value is reported in the Electrical Characteristics table．A DNL error specification of less than $\pm 1$ LSB guarantees no missing codes and a monotonic transfer function．


Figure 11．Power－Supply Grounding and Bypassing

## Offset Error

Offset error is a figure of merit that indicates how well the actual transfer function matches the ideal transfer function at a single point．Typically，the point at which offset error is specified is either at or near the zero－ scale point of the transfer function or at or near the mid－ scale point of the transfer function．
For the unipolar devices（MAX1307），the ideal zero－scale transition from $0 \times 000$ to $0 \times 001$ occurs at 1 LSB above AGND（Figure 8，Table 3）．Unipolar offset error is the amount of deviation between the measured zero－scale transition point and the ideal zero－scale transition point．
For the bipolar devices（MAX1311／MAX1315），the ideal midscale transition from 0xFFF to $0 \times 000$ occurs at MSV （Figures 9 and 10，Tables 4 and 5）．The bipolar offset error is the amount of deviation between the measured midscale transition point and the ideal midscale transi－ tion point．

# 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5 V Analog Input Ranges 

Gain error is a figure of merit that indicates how well the slope of the actual transfer function matches the slope of the ideal transfer function. For the MAX1307/ MAX1311/MAX1315, the gain error is the difference of the measured full-scale and zero-scale transition points minus the difference of the ideal full-scale and zeroscale transition points.
For the unipolar devices (MAX1307), the full-scale transition point is from 0xFFE to 0xFFF and the zero-scale transition point is from $0 \times 000$ to $0 \times 001$.
For the bipolar devices (MAX1311/MAX1315), the fullscale transition point is from $0 \times 7 \mathrm{FE}$ to $0 \times 7 \mathrm{FF}$ and the zero-scale transition point is from $0 \times 800$ to $0 \times 801$.

## Signal-to-Noise Ratio (SNR)

For a waveform perfectly reconstructed from digital samples, the theoretical maximum SNR is the ratio of the full-scale analog input (RMS value) to the RMS quantization error (residual error). The ideal, theoretical minimum analog-to-digital noise is caused by quantization error only and results directly from the ADC's resolution ( N bits):

$$
\text { SNR } \mathrm{dB}[\max ]=6.02 \mathrm{~dB} \times \mathrm{N}+1.76 \mathrm{~dB}
$$

In reality, there are other noise sources such as thermal noise, reference noise, and clock jitter.
For these devices, SNR is computed by taking the ratio of the RMS signal to the RMS noise. RMS noise includes all spectral components to the Nyquist frequency excluding the fundamental, the first five harmonics, and the DC offset.

Signal-to-Noise Plus Distortion (SINAD)
SINAD is computed by taking the ratio of the RMS signal to the RMS noise plus distortion. RMS noise plus distortion includes all spectral components to the Nyquist frequency excluding the fundamental and the DC offset.

## Effective Number of Bits (ENOB)

ENOB specifies the dynamic performance of an ADC at a specific input frequency and sampling rate. An ideal ADC's error consists of quantization noise only. ENOB for a full-scale sinusoidal input waveform is computed as:

$$
\mathrm{ENOB}=\frac{\mathrm{SINAD}-1.76}{6.02}
$$

Total Harmonic Distortion (THD)
THD is the ratio of the RMS sum of the first five harmonics to the fundamental itself. This is expressed as:

$$
T H D=20 \times \log \left(\frac{\sqrt{V_{2}^{2}+V_{3}^{2}+V_{4}^{2}+V_{5}^{2}+V_{6}^{2}}}{V_{1}}\right)
$$

where $\mathrm{V}_{1}$ is the fundamental amplitude, and $\mathrm{V}_{2}$ through $V_{6}$ are the amplitudes of the 2nd- through 6thorder harmonics.

## 1075ksps，12－Bit，Parallel－Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$ ，and 0 to＋5V Analog Input Ranges

## Spurious－Free Dynamic Range（SFDR）

SFDR is the ratio of the RMS amplitude of the fundamen－ tal（maximum signal component）to the RMS value of the next－largest spurious component，excluding DC offset． SFDR is specified in decibels relative to the carrier（dBc）．

## Aperture Delay

Aperture delay（tAD）is the time delay from the CONVST rising edge to the instant when an actual sample is taken．

## Aperture Jitter

Aperture jitter（tAJ）is the sample－to－sample variation in aperture delay．
Jitter is a concern when considering an ADC＇s dynamic performance，e．g．，SNR．To reconstruct an analog input from the ADC digital outputs，it is critical to know the time at which each sample was taken．Typical applica－ tions use an accurate sampling clock signal that has low jitter from sampling edge to sampling edge．For a system with a perfect sampling clock signal，with no clock jitter，the SNR performance of an ADC is limited by the ADC＇s internal aperture jitter as follows：

$$
\mathrm{SNR}=20 \times \log \left(\frac{1}{2 \times \pi \times \mathrm{f}_{\mathrm{IN}} \times \mathrm{t}_{\mathrm{AJ}}}\right)
$$

where $\mathrm{f} / \mathrm{N}$ represents the analog input frequency and taJ is the time of the aperture jitter．

## Small－Signal Bandwidth

A small－20dBFS analog input signal is applied to an ADC so that the signal＇s slew rate does not limit the ADC＇s performance．The input frequency is then swept up to the point where the amplitude of the digitized conversion result has decreased by－3dB．

Full－Power Bandwidth
A large，-0.5 dBFS analog input signal is applied to an ADC，and the input frequency is swept up to the point where the amplitude of the digitized conversion result has decreased by -3 dB ．This point is defined as full－ power input bandwidth frequency．

DC Power－Supply Rejection（PSRR）
DC PSRR is defined as the change in the positive full－ scale transfer－function point caused by a $\pm 5 \%$ variation in the analog power－supply voltage（AVDD）．

## Chip Information

TRANSISTOR COUNT：50，000
PROCESS： $0.6 \mu \mathrm{~m}$ BiCMOS

## 1075ksps, 12-Bit, Parallel-Output ADCs with $\pm 10 \mathrm{~V}, \pm 5 \mathrm{~V}$, and 0 to +5V Analog Input Ranges

(The package drawing(s) in this data sheet may not reflect the most current specifications. For the latest package outline information, go to www.maxim-ic.com/packages.)



